## SREENIVASA INSTITUTE OF TECHNOLOGY AND MANAGEMENT STUDIES

(Autonomous)

## DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK

20ECE 237 - SWITCHING THEORY AND LOGIC DESIGN

| Question No. | Questions | PO <br> Attainment |
| :---: | :---: | :---: |
| UNIT - I |  |  |
| PART A ( 2 Marks) |  |  |
| 1 | What you mean by weighted code? | PO1 |
| 2 | Discuss octal number system. | PO1 |
| 3 | 111001-1010 Subtraction by using 2's complement. | PO1 |
| 4 | Define Associate Law and Distributive Law of Boolean functions. | PO1 |
| 5 | Convert (1341) ${ }_{10}=()_{16}$ | PO1 |
| 6 | State about error correcting codes? | PO1 |
| 7 | Explain the importance of gray code | PO1 |
| 8 | Design EX-OR gate using NAND gates only | PO1 |
| 9 | Convert (225.225) 2 to octal | PO1 |
| 10 | Define Boolean Algebra. | PO1 |
| 11 | Discuss 1*s and 2"s complement methods of subtraction. | PO1 |
| 12 | What are the universal gates? Why they are called universal gate? | PO1 |
| 13 | Differentiate between binary code and BCD code? | PO1 |
| 14 | List the steps to obtain dual of a given Boolean Expression. | PO1 |
| 15 | Draw the truth table of NOR gate. | PO1 |
| PART-B (10 Marks) |  |  |
| 1 | Perform the subtraction with the following binary numbers by taking the 2's complement of the subtrahend: (i) $100-110000$ <br> (ii) 11010-1101. | $\mathrm{PO} 1, \mathrm{PO} 2$ |
| 2 | a) Write short notes on binary number systems. <br> b) Explain non-weighted codes | PO1, PO2 |
| 3 | Perform arithmetic operation indicated below. <br> (i). $001110+110010$ (ii). $101011-100110$ iii) $10110110 / 101$ | $\mathrm{PO} 1, \mathrm{PO} 2$ |
| 4 | a)Explain 4-bit Gray-code and illustrate with examples and also give its applications. <br> b)convert (FACE) $)_{16}$ into its equivalent octal number | PO1, PO2 |
| 5 | a) Explain about error detection codes. <br> b) What is Hamming code? Generate Even parity Hamming code for a given binary data 1101 | $\mathrm{PO} 1, \mathrm{PO} 2$ |
| 6 | (a)Convert the following numbers <br> i. $\quad(4567)_{10}$ to base 8 . <br> ii. $(53.1575)_{10}$ to base 2 . <br> iii. (456) ${ }_{10}$ to BCD equivalent. <br> (b) What are the Universal gates? Why they call as Universal gates? | $\mathrm{PO} 1, \mathrm{PO} 2$ |
| 7 | (a)Convert the following numbers (786) 10 to BCD,excess -3 equivalent. <br> (b) Draw the logic circuit for the following Boolean expression. | $\mathrm{PO} 1, \mathrm{PO} 2$ |

## SREENIVASA INSTITUTE OF TECHNOLOGY AND MANAGEMENT STUDIES

(Autonomous)

## DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING <br> QUESTION BANK

20ECE 237 - SWITCHING THEORY AND LOGIC DESIGN

|  | $\mathrm{f}=\mathrm{AC}+\mathrm{ABC}(\bar{A} B+\mathrm{AC}) \mathrm{f}=\mathrm{AC}+\mathrm{ABC}(\bar{A} B+\mathrm{AC})$ |  |
| :---: | :---: | :---: |
| 8 | (a)Simplify to a sum of 3 terms: $\mathrm{A}^{\prime} \mathrm{C}^{\prime} \mathrm{D}^{\prime}+\mathrm{AC}+\mathrm{BCD}+\mathrm{A}^{\prime} \mathrm{CD}^{\prime}+\mathrm{A}^{\prime} \mathrm{BC}+\mathrm{AB}^{\prime} \mathrm{C}$ <br> (b) Simplify $\mathrm{F}=\mathrm{ABC}+\mathrm{AB}^{\prime} \mathrm{C}+\mathrm{ABC}^{\prime}$ | PO1, PO2 |
| 9 | Express the function in SOP and POS. <br> i) $(\mathrm{AB}+\mathrm{C})\left(\mathrm{B}+\mathrm{C}^{\prime} \mathrm{D}\right)$ <br> ii) $\mathrm{X}^{\prime}+\mathrm{X}\left(\mathrm{X}+\mathrm{Y}^{\prime}\right)\left(\mathrm{Y}+\mathrm{Z}^{\prime}\right)$ | PO1, PO2 |
| 10 | (a) Simplify the following Boolean functions to a minimum number of literals <br> a) $X+X^{\prime} Y$ <br> b) $X Y+X^{\prime} Z+Y Z$ <br> (b) Find the complement of the functions $\mathrm{F} 1=\mathrm{X}^{\prime} \mathrm{YZ} \mathrm{I}^{\prime}+\mathrm{X}^{\prime} \mathrm{Y}^{\prime} \mathrm{Z}$ by applying Demorgan's theorem. | PO1, PO2 |
| 11 | (a) Express the function $\mathrm{F}=\mathrm{A}+\mathrm{B}^{\prime} \mathrm{C}$ in sum of products form <br> (b) Express the function $\mathrm{F}=(\mathrm{A}+\mathrm{B})(\mathrm{B}+\mathrm{C})$ in product of sums | PO1, PO2 |
| 12 | Implement EX-OR and EX_NOR gates using NAND gates only | PO1, PO2 |
| 13 | Implement the given Boolean functions using basic gates i) $F=(x+y)(y+z)^{\prime}$ <br> ii) $\mathrm{F}=\mathrm{xy}+\mathrm{x}^{\prime} \mathrm{y}^{\prime}+\mathrm{y}$ | PO1, PO2 |
| 14 | (a)Encode the binary word $(1010)_{2}$ into seven bit even parity Hamming code. <br> (b) The Hamming code $(101101101)_{2}$ is received. Correct it if any errors, there are four parity bits \& odd parity is used. | PO1, PO2 |
| 15 | (a) Subtract (111001) $)_{2}$ from (101011) 2 using 1 's complement. <br> (b) Subtract $(101011)_{2}$ from $(111001)_{2}$ using $2^{\prime}$ 's complement. | PO1, PO2 |

## SREENIVASA INSTITUTE OF TECHNOLOGY AND MANAGEMENT STUDIES

(Autonomous)

## DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK

20ECE 237 - SWITCHING THEORY AND LOGIC DESIGN

| Question No. | Questions | PO <br> Attainment |
| :---: | :---: | :---: |
| UNIT - II |  |  |
| PART A ( 2 Marks) |  |  |
| 1 | Explain 4 variable Karnaugh map. | PO1 |
| 2 | Simplify the Boolean function $\mathrm{x}^{\prime} \mathrm{yz}+\mathrm{x}^{\prime} \mathrm{yz}^{\prime}+\mathrm{xy}^{\prime} z^{\prime}+x y^{\prime} \mathrm{z}$ using K-map | PO1 |
| 3 | Locate the minterms in a three variable k-map for $\mathrm{f}=\Sigma \mathrm{m}(0,1,5,7)$ | PO1 |
| 4 | Minimize the Boolean expression $x+x^{\prime} y$ using k-map | PO1 |
| 5 | Minimize the Boolean function $\mathrm{f}(\mathrm{a}, \mathrm{b}, \mathrm{c})=\sum(2,3,5,7)$ | PO1 |
| 6 | Define Don't Care Condition | PO1 |
| 7 | Simplify the Boolean function $\mathrm{f}(\mathrm{x}, \mathrm{y}, \mathrm{z})=\Sigma(3,4,6,7)$ | PO1 |
| 8 | Explain minterms | PO1 |
| 9 | Explain maxterms | PO1 |
| 10 | Express the Boolean function $\mathrm{F}(\mathrm{a}, \mathrm{b}, \mathrm{c})=\mathrm{ab}+\mathrm{a}^{\prime} \mathrm{bc}$ in a POS form | PO1 |
| 11 | Minimize the function $\mathrm{f}(\mathrm{a}, \mathrm{b}, \mathrm{c})=\sum(0,3,5,7)$ | PO1 |
| 12 | Simplify the Boolean expressions, $\mathrm{ABC}+\mathrm{A}^{\prime} \mathrm{B}+\mathrm{ABC}$ ' to minimum no. of literals | PO1 |
| 13 | Simplify the Boolean function $\mathrm{x}^{\prime} \mathrm{yz}+\mathrm{x}^{\prime} \mathrm{yz}{ }^{\prime}+\mathrm{xy}^{\prime} \mathrm{z}^{\prime}+x y^{\prime} z$ using K-map | PO1 |
| 14 | Express the Boolean function $\mathrm{F}=\mathrm{A}+\mathrm{B}^{\prime} \mathrm{C}$ in a sum of minterms | PO1 |
| 15 | Reduce the following expression using Karnaugh map $\left(\mathrm{B}^{1} \mathrm{~A}+\mathrm{A}^{1} \mathrm{~B}+\mathrm{AB}^{1}\right)$ | PO1 |
| PART-B (10 Marks) |  |  |
| 1 | Simplify the following Boolean functions, using four-variable maps: <br> a) $\mathrm{F}(\mathrm{w}, \mathrm{x}, \mathrm{y}, \mathrm{z})=\sum \mathrm{m}(1,4,5,6,12,14,15)(5$ marks $)$ <br> b) $\mathrm{F}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D})=\sum \mathrm{m}(0,1,2,4,5,7,11,15)(5$ marks $)$ | PO1, PO2 |
| 2 | Simplify the following Boolean functions, using four-variable maps: <br> (a) $\mathrm{F}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D})=\sum \mathrm{m}(0,1,4,8,9,10) \quad$ (5 marks) <br> (b) $\mathrm{F}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D})=\sum \mathrm{m}(0,1,3,4,5,7,10,13,14,15) \quad$ (5 marks) | PO1, PO2 |
| 3 | Simplify the following Boolean expressions using K-map and implement them using NOR gates: <br> (a) $\mathrm{F}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D})=\mathrm{AB}{ }^{1} \mathrm{C}^{1}+\mathrm{AC}+\mathrm{A}^{1} \mathrm{CD}^{1}$ <br> (b) $\mathrm{F}(\mathrm{W}, \mathrm{X}, \mathrm{Y}, \mathrm{Z})=\mathrm{W}^{1} \mathrm{X}^{1} \mathrm{Y}^{1} \mathrm{Z}^{1}+\mathrm{WX} \mathrm{Y}^{1} \mathrm{Z}^{1}+\mathrm{W}^{1} \mathrm{X}^{1} \mathrm{YZ}+\mathrm{WXYZ}$. | PO1, PO2 |
| 4 | Simplify the following Boolean functions, using four-variable maps: <br> (a) $\mathrm{F}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D})=\sum \mathrm{m}(0,3,5,6,9,10,12,15)$ (5 marks) <br> (b) $\mathrm{F}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D})=\sum \mathrm{m}(0,2,4,5,6,7,8,10,13,15)(5$ marks $)$ | PO1, PO2 |
| 5 | Simplify the following Boolean functions, using four-variable maps: <br> (a) $\mathrm{F}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D})=\sum \mathrm{m}(0,1,2,3,4,6,7,8,9,11,15)$ (5 marks) <br> (b) $\mathrm{F}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D})=\sum \mathrm{m}(0,2,3,5,7,8,10,11,14,15)(5$ marks $)$ | PO1, PO2 |
| 6 | Simplify the following Boolean functions, using four-variable maps: <br> (a) $\mathrm{F}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D})=\sum \mathrm{m}(5,6,7,12,13)+\mathrm{d}(4,9,14,15)(5$ marks $)$ <br> (b) $\mathrm{F}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D})=\sum \mathrm{m}(1,3,5,8,9,11,15)+\mathrm{d}(2,5)(5$ marks $)$ | PO1, PO2 |

## SREENIVASA INSTITUTE OF TECHNOLOGY AND MANAGEMENT STUDIES

(Autonomous)

## DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING <br> QUESTION BANK

20ECE 237 - SWITCHING THEORY AND LOGIC DESIGN

| 7 | Simplify the following Boolean functions, using four-variable maps: <br> (a) $\mathrm{F}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D})=\sum \mathrm{m}(1,4,8,9,13,14,15)+\mathrm{d}(2,3,11,12)$ (5 marks) <br> (b) $\mathrm{F}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D})=\Pi \mathrm{M}(0,2,3,8,9,12,13,15)$ | PO1, PO2 |
| :---: | :---: | :---: |
| 8 | Simplify the following Boolean functions, using five-variable maps: $\mathrm{F}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D})=\sum \mathrm{m}(1,3,5,9,11,15)+\mathrm{d}(2,13)$ (5 marks) <br> $\mathrm{F}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D}, \mathrm{E})=\sum \mathrm{m}(0,1,4,5,16,17,21,25,29)(5$ marks $)$ | PO1, PO2 |
| 9 | Simplify the Boolean function using K-Map <br> a) $F(A, B, C, D, E)=\sum m(0,1,4,5,7,11,15,28,29,30,31)$ <br> b) $\mathrm{F}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D})=\sum \mathrm{m}(1,3,7,11,15)+\sum \mathrm{d}(0,2,4)$ | PO1, PO2 |
| 10 | Simplify the following Boolean functions, using five-variable maps: $\begin{aligned} & \mathrm{F}(\mathrm{~A}, \mathrm{~B}, \mathrm{C}, \mathrm{D}, \mathrm{E})=\sum \mathrm{m}(0,2,4,6,9,13,21,23,25,29,31) \\ & \mathrm{F}(\mathrm{~A}, \mathrm{~B}, \mathrm{C}, \mathrm{D})=\sum \mathrm{m}(0,1,4,5,6,7,9,11,15)+\mathrm{d}(10,14)(5 \text { marks }) \end{aligned}$ | PO1, PO2 |
| 11 | Simplify the following Boolean functions, using five-variable maps: $\mathrm{F}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D}, \mathrm{E})=\sum \mathrm{m}(0,5,6,8,9,10,11,16,20,24,25,26,27,29,31)$ | PO1, PO2 |
| 12 | Simplify the following Boolean functions, using five-variable maps: $\mathrm{F}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D}, \mathrm{E})=\sum \mathrm{m}(1,4,8,10,11,20,22,24,25,26)+\mathrm{d}(0,12,16,17)$ | PO1, PO2 |
| 13 | Simplify the following Boolean functions, using five-variable maps: $\mathrm{F}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D}, \mathrm{E})=\sum \mathrm{m}(0,1,4,5,6,10,14,16,20,21,22,26,30)$ | PO1, PO2 |
| 14 | Simplify the Boolean function $\mathrm{F}=\mathrm{A}^{\prime} \mathrm{B}^{\prime} \mathrm{C}^{\prime}+\mathrm{B}^{\prime} \mathrm{CD}^{\prime}+\mathrm{A}^{\prime} \mathrm{BCD}+\mathrm{AB}{ }^{\prime} \mathrm{C}^{\prime}$ using K-map | PO1, PO2 |
| 15 | $\begin{aligned} & \text { Simplify the Boolean function } \\ & \text { F=1,3,4,5,6,12,24,26,28,31,36,37,36,38,39,40,42,44,50,53,53,55,60 using } \\ & \text { K-Map } \end{aligned}$ | PO1, PO2 |

## SREENIVASA INSTITUTE OF TECHNOLOGY AND MANAGEMENT STUDIES

(Autonomous)

## DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING <br> QUESTION BANK

20ECE 237 - SWITCHING THEORY AND LOGIC DESIGN

| Question No. | Questions | PO <br> Attainment |
| :---: | :---: | :---: |
| UNIT - III |  |  |
| PART A ( 2 Marks) |  |  |
| 1 | Define magnitude comparator? | PO1 |
| 2 | Implement 4:1 multiplexer | PO1 |
| 3 | List the procedural steps to add two BCD numbers | PO1 |
| 4 | Describe the differences between PLA and PAL | PO1 |
| 5 | Give the expression for Borrow and Difference in a Full Subractor. | PO1 |
| 6 | Give the expression for Sum and Carry in a Half Subractor. | PO1 |
| 7 | List the Drawbacks of PLA | PO1 |
| 8 | Define combinational circuit | PO1 |
| 9 | Draw the truth table and logic diagram of decoder | PO1 |
| 10 | Draw the logic diagram of Half Adder | PO1 |
| 11 | Write the truth table of Full Adder | PO1 |
| 12 | Define Multiplexer | PO1 |
| 13 | Give the applications of Multiplexer. | PO1 |
| 14 | Define De-Multiplexer | PO1 |
| 15 | Draw PLA architecture | PO1 |
| PART-B (10 Marks) |  |  |
| 1 | Design Full adder by using half adders and draw truth table | $\begin{gathered} \mathrm{PO} 1, \\ \mathrm{PO} 2, \mathrm{PO} 3 \end{gathered}$ |
| 2 | Design half subtractor and full subtractor using logic gates | $\begin{gathered} \mathrm{PO} 1, \\ \mathrm{PO} 2, \mathrm{PO} 3 \end{gathered}$ |
| 3 | Explain And Design 3:8 decoder and draw the logic diagram | $\begin{gathered} \mathrm{PO} 1, \\ \mathrm{PO} 2, \mathrm{PO} 3 \end{gathered}$ |
| 4 | Explain and Design how a Carry look ahead adder speeds up the addition process. | PO1, PO2 |
| 5 | A combinational circuits is defined by the function $\mathrm{F} 1(\mathrm{~A}, \mathrm{~B}, \mathrm{C})=\Sigma(3,5,6$, 7), $\mathrm{F} 2(\mathrm{~A}, \mathrm{~B}, \mathrm{C})=\Sigma(0,2,4,7)$ implement the circuits with a PLA having 3 inputs 4 Product terms and 2 outputs. | $\begin{gathered} \mathrm{PO} 1, \\ \mathrm{PO} 2, \mathrm{PO} 3 \end{gathered}$ |
| 6 | Design two bit magnitude comparator with logic gates | $\begin{gathered} \mathrm{PO} 1, \\ \mathrm{PO} 2, \mathrm{PO} 3 \end{gathered}$ |
| 7 | Implement with PAL. $\begin{aligned} & \mathrm{W}(\mathrm{~A}, \mathrm{~B}, \mathrm{C}, \mathrm{D})=\Sigma(2,12,13) \\ & \mathrm{X}(\mathrm{~A}, \mathrm{~B}, \mathrm{C}, \mathrm{D})=\Sigma(7,8,9,10,11,12,13,14,15) \\ & \mathrm{Y}(\mathrm{~A}, \mathrm{~B}, \mathrm{C}, \mathrm{D})=\Sigma(0,2,3,4,5,6,7,8,10,11,15) \\ & \mathrm{Z}(\mathrm{~A}, \mathrm{~B}, \mathrm{C}, \mathrm{D})=\Sigma(1,2,8,12,13) \end{aligned}$ | $\begin{gathered} \mathrm{PO} 1, \\ \mathrm{PO} 2, \mathrm{PO} 3 \end{gathered}$ |

## SREENIVASA INSTITUTE OF TECHNOLOGY AND MANAGEMENT STUDIES

(Autonomous)
DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING
QUESTION BANK
20ECE 237 - SWITCHING THEORY AND LOGIC DESIGN

| 8 | Explain BCD adder with example and draw block diagram | $\begin{gathered} \mathrm{PO} 1, \\ \mathrm{PO} 2, \mathrm{PO} 3 \end{gathered}$ |
| :---: | :---: | :---: |
| 9 | Design 2X4 decoder and implement 3X8 decoder | $\begin{gathered} \mathrm{PO} 1, \\ \mathrm{PO} 2, \mathrm{PO} 3 \end{gathered}$ |
| 10 | a) Implement the following Boolean function using PLA F (W,X,Y,Z) $=(0,1,3,5,9,13)$ <br> b) Compare all programmable logic devices | $\begin{gathered} \mathrm{PO} 1, \\ \mathrm{PO} 2, \mathrm{PO} 3 \end{gathered}$ |
| 11 | Design Full adder and Full subtractor using 3X8 Decoder | $\begin{gathered} \mathrm{PO} 1, \\ \mathrm{PO} 2, \mathrm{PO} 3 \end{gathered}$ |
| 12 | Design and Explain Decimal to BCD Encoder | $\begin{gathered} \mathrm{PO} 1, \\ \mathrm{PO} 2, \mathrm{PO} 3 \end{gathered}$ |
| 13 | a)Design 1X8 DEMUX using 1X4 DEMUXEs <br> b)Implement Full subtractor using demultiplexer | $\begin{gathered} \mathrm{PO} 1, \\ \mathrm{PO} 2, \mathrm{PO} 3 \end{gathered}$ |
| 14 | Design a combinational circuit using a PROM, which accepts 3 bit binary number and generates its equivalent Excess-3 code | $\begin{gathered} \mathrm{PO} 1, \\ \mathrm{PO} 2, \mathrm{PO} 3 \end{gathered}$ |
| 15 | Design 32X1 MUX using four 8X1 MUX and 2X4 Decoder | $\begin{gathered} \mathrm{PO} 1, \\ \mathrm{PO} 2, \mathrm{PO} 3 \end{gathered}$ |

## SREENIVASA INSTITUTE OF TECHNOLOGY AND MANAGEMENT STUDIES

(Autonomous)
DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK
20ECE 237 - SWITCHING THEORY AND LOGIC DESIGN

| Question <br> No. | Questions | PO <br> Attainment |
| :---: | :---: | :---: |
| UNIT - IV |  |  |
| PART A ( 2 Marks) |  |  |
| 1 | What is a Flip-Flop? | PO1 |
| 2 | What are the applications of Flip-Flops? | PO1 |
| 3 | What is the difference between Synchronous and asynchronous sequential circuits? | PO1 |
| 4 | Write the excitation table of a RS and D-FFs | PO1 |
| 5 | Give the truth table of D-flip-flop with symbol | PO1 |
| 6 | Draw the logical diagram of serial-in and parallel-out shift register. | PO1 |
| 7 | Explain about T flip flop. | PO1 |
| 8 | Why a gated D latch is called a transparent latch? | PO1 |
| 9 | Show the logic diagram of SR flip-flop with NAND gates | PO1 |
| 10 | what are the differences of flip-flop and Latch? | PO1 |
| 11 | Differentiate between combinational and sequential circuits | PO1 |
| 12 | What is race around condition? | PO1 |
| 13 | What are Shift registers? | PO1 |
| 14 | Discuss about a bidirectional shift register? | PO1 |
| 15 | What are the applications of shift registers? | PO1 |
| PART-B (10 Marks) |  |  |
| 1 | Explain about all flip flops in detail with diagram | PO1, PO2 |
| 2 | Design BCD counter using JK flip-flop | PO1, PO2 |
| 3 | Draw and explain 4 bit Johnson counter. Draw the timing diagram also. | PO1, PO2 |
| 4 | Describe about T - Flip-flop with the help of a logic diagram and characteristic table. Derive a T-flip-flop from JK and D flip-flops. | PO1, PO2 |
| 5 | Explain the operation of SR Flip-Flop using asynchronous inputs with truth table. | PO1, PO2 |
| 6 | Convert a JK FF to i) SR ii) T iii) D | PO1, PO2 |
| 7 | Design a decade counter and explain its operation. | $\begin{gathered} \mathrm{PO} 1, \\ \mathrm{PO} 2, \mathrm{PO} 3 \end{gathered}$ |
| 8 | Give the transition table for the following flip-flops i) SR FF ii) D FF | PO1, PO2 |
| 9 | Design a mod 6 asynchronous up counter using T flip-flop | $\begin{gathered} \mathrm{PO} 1, \\ \mathrm{PO} 2, \mathrm{PO} 3 \end{gathered}$ |
| 10 | Design a Modulo-12 up Synchronous counter Using T-Flip Flops and draw the Circuit diagram | $\begin{gathered} \mathrm{PO} 1, \\ \mathrm{PO} 2, \mathrm{PO} 3 \end{gathered}$ |
| 11 | Draw and explain i) serial in serial out shift register ii) serial in parallel out shift register | $\begin{gathered} \mathrm{PO} 1, \\ \mathrm{PO} 2, \mathrm{PO} 3 \end{gathered}$ |
| 12 | Draw and explain i) parallel in serial out shift register ii) parallel in parallel out shift register | $\begin{gathered} \mathrm{PO} 1, \\ \mathrm{PO} 2, \mathrm{PO} 3 \end{gathered}$ |

## SREENIVASA INSTITUTE OF TECHNOLOGY AND MANAGEMENT STUDIES

(Autonomous)
DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING
QUESTION BANK
20ECE 237 - SWITCHING THEORY AND LOGIC DESIGN

| $\mathbf{1 3}$ | a) Draw and explain bidirectional shift register <br> b)Compare synchronous and asynchronous counters | PO1, <br> PO2,PO3 |
| :---: | :--- | :---: |
|  | Draw and explain universal shift register | PO1, <br> PO2,PO3 |
| $\mathbf{1 5}$ | Draw and explain master slave JK flip-flop and also draw timing diagrams | PO1, <br> PO2,PO3 |

## SREENIVASA INSTITUTE OF TECHNOLOGY AND MANAGEMENT STUDIES

(Autonomous)

## DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING <br> QUESTION BANK

20ECE 237 - SWITCHING THEORY AND LOGIC DESIGN

| Question No. | Questions | $\mathbf{P O}$ <br> Attainment |
| :---: | :---: | :---: |
| UNIT - V |  |  |
| PART A ( 2 Marks) |  |  |
| 1 | What are the capabilities of FSM? | PO1 |
| 2 | What is characteristic table and excitation table? | PO1 |
| 3 | List the advantage of having equivalent states? | PO1 |
| 4 | State equivalence theorem | PO1 |
| 5 | Define mealy machine with block diagram | PO1 |
| 6 | List the steps in reduction of state tables. | PO1 |
| 7 | Define Moore machine | PO1 |
| 8 | What is state assignment | PO1 |
| 9 | What is meant by ASM chart | PO1 |
| 10 | Draw the symbols of ASM Building Blocks | PO1 |
| 11 | Define State diagram | PO1 |
| 12 | Define State table | PO1 |
| 13 | Differentiate Mealy and Moore State Machines. | PO1 |
| 14 | What is the difference between Flow chart and ASM chart? | PO1 |
| 15 | Draw the ASM Chart for D-Flip Flop | PO1 |
| PART-B (10 Marks) |  |  |
| 1 | Explain the state reduction and state assignment in designing sequential circuit. Consider one example in this process | PO1, PO2 |
| 2 | a) List the capabilities and limitations of Finite state machines <br> b) Write design procedure for clocked sequential circuits | PO1, PO2 |
| 3 | Write the differences between Mealy and Moore type machines. | PO1, PO2 |
| 4 | Explain the concept of ASM chart? And also give the brief description of ASM Components | PO1, PO2 |
| 5 | Draw the ASM chart for SR Flip-Flop \& JK Flip-Flop. | $\begin{gathered} \mathrm{PO} 1, \mathrm{PO} 2, \\ \mathrm{PO} 3, \mathrm{PO} 4 \end{gathered}$ |
| 6 | Design a sequence detector which detects 10101 using T flip-flops. | $\begin{gathered} \mathrm{PO} 1, \\ \mathrm{PO} 2, \mathrm{PO} 3 \end{gathered}$ |
| 7 | Draw the block diagram of Moore and mealy circuits and give a comparison table of these circuits. | $\begin{gathered} \mathrm{PO} 1, \mathrm{PO} 2, \\ \mathrm{PO} 3, \mathrm{PO} 4 \end{gathered}$ |
| 8 | With suitable example explain a) State table b) State diagram c) State equivalence. | PO1, PO2 |
| 9 | Draw an ASM chart for a 2-bit binary counter having one enable line E such that: $\mathrm{E}=1$ (counting enabled) $\mathrm{E}=0$ (counting disabled) | $\begin{gathered} \hline \mathrm{PO} 1, \mathrm{PO} 2, \\ \mathrm{PO} 3, \mathrm{PO} 4 \end{gathered}$ |
| 10 | Draw ASM chart for serial adder | $\begin{gathered} \hline \mathrm{PO} 1, \mathrm{PO} 2, \\ \mathrm{PO} 3, \mathrm{PO} 4 \\ \hline \end{gathered}$ |

## SREENIVASA INSTITUTE OF TECHNOLOGY AND MANAGEMENT STUDIES

## (Autonomous)

## DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK

20ECE 237 - SWITCHING THEORY AND LOGIC DESIGN

| 11 | Design a clocked sequential circuit for the given state table Using D-flip flop |  |  | $\begin{aligned} & \mathrm{PO1,} \mathrm{PO2,} \\ & \text { PO3,PO4 } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
|  | PS | NS,Z |  |  |
|  |  | $\mathrm{X}=0$ | $\mathrm{X}=1$ |  |
|  | A | F,0 | B, 1 |  |
|  | B | G,0 | A,1 |  |
|  | C | B,0 | C, 1 |  |
|  | D | C,0 | B, 1 |  |
|  | E | D,0 | A,1 |  |
|  | F | E, 1 | F,1 |  |
|  | G | E, 1 | G,1 |  |
| 12 | Design a clocked sequential circuit for the given state table Using JK flip flop |  |  | $\begin{aligned} & \mathrm{PO1,} \mathrm{PO2,} \\ & \text { PO3,PO4 } \end{aligned}$ |
|  | PS | NS,Z |  |  |
|  |  | $\mathrm{X}=0$ | $\mathrm{X}=1$ |  |
|  | A | A,0 | B, 0 |  |
|  | B | C,0 | B, 0 |  |
|  | C | A,0 | B,1 |  |
|  | D | A,0 | B, 0 |  |
| 13 | a)Obtain state diagram for the given state table b)Reduce the given state table |  |  | $\begin{aligned} & \mathrm{PO1,} \mathrm{PO2,} \\ & \text { PO3,PO4 } \end{aligned}$ |
|  | PS | NS,Z |  |  |
|  |  | $\mathrm{X}=0$ | $\mathrm{X}=1$ |  |
|  | A | B,0 | E, 0 |  |
|  | B | C,0 | E, 0 |  |
|  | C | D,1 | E,0 |  |
|  | D | D,1 | E,0 |  |
|  | E | B, 0 | F,0 |  |
|  | F | B, 0 | G,1 |  |
|  | G | B, 0 | G,1 |  |
| 14 | PS | NS,Z |  | $\begin{gathered} \mathrm{PO} 1, \mathrm{PO} 2, \\ \text { PO3,PO4 } \end{gathered}$ |
|  |  | $\mathrm{X}=0$ | $\mathrm{X}=1$ |  |
|  | A | B,0 | E, 0 |  |
|  | B | C,0 | E, 0 |  |
|  | C | D,1 | E,0 |  |
|  | D | D,1 | E,0 |  |

## SREENIVASA INSTITUTE OF TECHNOLOGY AND MANAGEMENT STUDIES

## (Autonomous)

DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING
QUESTION BANK
20ECE 237 - SWITCHING THEORY AND LOGIC DESIGN


